Timing Analysis and Timing Predictability

Reinhard Wilhelm Saarland University Saarbrücken Germany

http://predator-project.eu/

Hard Real-Time Systems

- \bullet Embedded controllers are expected to finish their tasks reliably within time bounds.
- •Task scheduling must be performed.
- \bullet Essential: upper bound on the execution times of all tasks statically known (Commonly called the Worst-Case Execution Time (WCET)).
- \bullet Timing Analysis provides the abstraction for Scheduling

 Deriving Run-Time Guarantees for Hard Real-Time Systems

-3-

Given:

- 1. required reaction time,
- 2. a software to produce the reaction,
- 3. a hardware platform, on which to execute the software.
- Derive: a guarantee for timeliness.

Structure of the Talk

- 1. Timing Analysis the Problem
- 2. Timing Analysis a Sketch of our Approach
	- •the overall approach, tool architecture
	- •cache analysis
	- \bullet pipeline analysis
- 3. Results and experience
- 4. Architectural and Timing Predictability
	- •predictability of cache replacement strategies
	- •extending predictability concepts beyond caches
	- •going multi-core
- 5. Conclusion

What does Execution Time Depend on?

Different inputs \Rightarrow different $\overline{}$ paths through the cfg

- •• the input –- this has always $\sqrt{}$ been so and will remain so
- • \cdot the initial execution state \blacksquare the platform – this is (relatively) new,
- \bullet interferences from the environment –- this depends on whether the system design admits it (preemptive scheduling, interrupts).

 ϵ aused by caches, pipelines, speculation etc. Diff. initial states \Rightarrow diff. architectural paths

Explosion of the space of inputs **and** initial states \Rightarrow measurement infeasible

> "external" interference as seen from analyzed task, ignored in this talk.

Modern Hardware Features

- • Modern processors increase performance by using: Caches, Pipelines, Branch Prediction, **Speculation**
- \bullet These features make bounds computation difficult: Execution times of instructions vary widely
	- Best case -- everything goes smoothly: no cache miss, operands ready, needed resources free, branch correctly predicted
	- Worst case -- everything goes wrong: all loads miss the cache, resources needed are occupied, operands are not ready
	- –- Span may be several hundred cycles

Access Times

Notions in Timing Analysis

High-Level Requirements for Timing Analysis

- \bullet Upper bounds must be safe, i.e. not underestimated
- \bullet Upper bounds should be tight, i.e. not far away from real execution times
- \bullet Analogous for lower bounds
- \bullet Analysis effort must be tolerable

Execution Time is History-Sensitive

- Contribution of the execution of an instruction to a program's execution time
- • depends on the execution state, e.g. the time for a memory access depends on the cache state
- \bullet • the execution state depends on the execution history, i.e., cannot be determined in isolation

Our Approach

- \bullet • Static Analysis of Programs for their behavior on the Execution platform
- \bullet Static program analysis computes invariants about the set of possible execution states at all program points and load a

always a cache hit?

Timing Accidents and Penalties

Timing Accident –- cause for an increase of the execution time of an instruction Timing Penalty –the associated increase

- \bullet Types of timing accidents
	- –Cache misses
	- –Pipeline stalls
	- –- Branch mispredictions
	- –Bus collisions
	- –Memory refresh of DRAM
	- –TLB miss

Deriving Run-Time Guarantees

- \bullet . Our method and tool derives Safety Properties from these invariants : Certain timing accidents will never happen. Example: At program point p, instruction fetch will never cause a cache miss.
- \bullet The more accidents **excluded**, the **lower** the **upper** bound.

Murphy's invariant

Fastest **The Variance of execution times** Slowest

- 13 -

14 -Overall Approach: Natural Modularization

- 1. Control-Flow Analysis
	- \bullet determines infeasible paths,
	- \bullet computes loop bounds,
	- \bullet missing information as annotation by user
- 2. Micro-architecture Analysis:
	- •Uses static program analysis
	- •Excludes as many Timing Accidents as possible
	- •• Determines upper bounds for basic blocks
- 3. Worst-case Path Determination
	- •Maps control flow to integer linear program
	- \bullet • Determines upper bound for the whole program
and an associated path

Tool Architecture

Abstract Interpretations

Abstract Interpretation Integer Linear
Programming

Caches: How the work

CPU wants to read/write at memory address *a* sends a request for *a* to the bus

Cases:

- •• Block *m* containing *a* in the cache (hit): request for ^a is served in the next cycle
- \bullet • Block m not in the cache (miss): m is transferred from main memory to the cache, ^m may replace some block in the cache, request for ^a is served asap while transfer still continues

 \bullet • Several replacement strategies: LRU, PLRU, FIFO,... determine which line to replace

Cache Analysis

How to statically precompute cache contents:

 \bullet Must Analysis:

For each program point (and calling context), find out which blocks are in the cache

 \bullet • May Analysis

> For each program point (and calling context), find out which blocks may be in the cache Complement says what is not in the cache

Must-Cache and May-Cache- Information

- \bullet Must Analysis determines safe information about cache hits Each predicted cache hit reduces upper bound
- \bullet May Analysis determines safe information about cache misses Each predicted cache miss increases lower bound

Cache with LRU Replacement: Transfer for mus \mathfrak{k} :

Cache Analysis: Join (must)

Cache with LRU Replacement: Transfer for ma $\check\jmath^3$ $\bar\jmath$

Cache Analysis: Join (may)

Pipelines

Ideal Case: 1 Instruction per Cycle

CPU as a (Concrete) State Machine

- •• Processor (pipeline, cache, memory, inputs) viewed as a big state machine, performing transitions every clock cycle
- \bullet . Starting in an initial state for an instruction, transitions are performed, until a final state is reached:
	- –- End state: instruction has left the pipeline
	- –- $\#$ transitions: execution time of instruction

Pipeline Analysis

- \bullet simulates the concrete pipeline on abstract states
- \bullet counts the number of steps until an instruction retires
- \bullet non-determinism resulting from abstraction and timing anomalies require exhaustive exploration of paths

Integrated Analysis: Overall Picture

- 28 -

Implementation

- \bullet Abstract model is implemented as a DFA
- \bullet . Instructions are the nodes in the CFG
- \bullet Domain is powerse^t of set of abstract states
- • Transfer functions at the edges in the CFG iterate cycle-wise updating each state in the current abstract value
- $\texttt{max}\{\textit{\# iterations for all states}\}$ gives bound
- \bullet From this, we can obtain bounds for basic blocks

Classification of Pipelined Architectures

- \bullet Fully timing compositional architectures:
	- –- no timing anomalies.
	- –analysis can safely follow local worst-case paths only,
	- –- example: ARM7.
- \bullet Compositional architectures with constant- bounded effects:
	- –- exhibit timing anomalies, but no domino effects,
	- –- example: Infineon TriCore
- • Non-compositional architectures:
	- –- exhibit domino effects and timing anomalies.
	- –- timing analysis always has to follow all paths,
	- –- example: PowerPC 755

Structure of the Talk

- 1. Timing Analysis the Problem
- 2. Timing Analysis a Sketch of our Approach
	- •the overall approach, tool architecture
	- cache analysis
	- \bullet pipeline analysis
- 3. Results and experience
- 4. Architectural and Timing Predictability
	- •predictability of cache replacement strategies
	- •extending predictability concepts beyond caches
	- •going multi-core
- 5. Conclusion

ai^T WCET Analyzer

Several time-critical subsystems of the Airbus A380 have been certified using aiT; aiT is the only validated tool for these applications.

Structure of the Talk

- 1. Timing Analysis the Problem
- 2. Timing Analysis a Sketch of our Approach
	- •the overall approach, tool architecture
	- •cache analysis
	- \bullet pipeline analysis
- 3. Results and experience
- 4. Architectural and Timing Predictability
	- •predictability of cache replacement strategies
	- •extending predictability concepts beyond caches
	- •going multi-core
- 5. Conclusion

Timing Predictability

Experience has shown that the precision of results depend on system characteristics

- \bullet of the underlying hardware platform and
- •of the software layers
- \bullet We will concentrate on the influence of the HW architecture on the predictability
- What do we intuitively understand as Predictability ?
- Is it compatible with the goal of optimizing average-case performance ?

Making Life Easier **PREDATOR CO**

Goal: Reconcile (average-case) performance with (worst-case) predictability.

- Simplify the semantics, more precisely the architecture, if it is too complex:
- \bullet hard to provide sound timing analyses for ever more complex architectures,
- \bullet \cdot they are optimized for the wrong target, anyway.
- Scalability of analyses and precision of the results are often correlated.

Objectives of PREDATOR

Identify good points in the 3-dimensional space of

- •predictability (of the worst case),
- \bullet performance (in the average case),
- \bullet • efficiency of verification methods.
- Develop design methods for timing-predictable and performant systems

Processor Features of the MPC 7448 (just to show how bad things are getting)

- Single e600 core, 600MHz- 1,7GHz core clock
- 32 KB L1 data and instruction caches
- 1 MB unified L2 cache with ECC
- •Up to 12 instructions in instruction queue
- •Up to 16 instructions in parallel execution
- \mathbf{e} 7 stage pipeline
- \bullet 3 issue queues, GPR, FPR, AltiVec
- \bullet 11 independent execution units

Processor Features (cont.)

- Branch Processing Unit
	- –Static and dynamic branch prediction
	- –Up to 3 outstanding speculative branches
	- Branch folding during fetching
- 4 Integer Units
	- –3 identical simple units (IU1s), 1 for complex operations (IU2)
- 1 Floating Point Unit with 5 stages
- 4 Vector Units
- 1 Load Store Unit with 3 stages
	- –- Supports hits under misses
	- –5 entry L1 load miss queue
	- –5 entry outstanding store queue
	- –- Data forwarding from outstanding stores to dependent loads
- Rename buffers (16 GPR/16 FPR/16 VR)
- 16 entry Completion Queue
	- Out-of-order execution but In-order completion

Challenges and Predictability

- •• Speculative Execution
	- –- Up to 3 level of speculation due to unknown branch
prediction
- Cache Prediction
	- –Different pipeline paths for L1 cache hits/misses
	- Hits under misses
	- –PLRU cache replacement policy for L1 caches
- \bullet Arbitration between different functional units
	- –- Instructions have different execution times on $\mathtt{I}\cup\mathtt{1}$ and IU2
- • Connection to the Memory Subsystem –- Up to 8 parallel accesses on MPX bus
- \bullet • Several clock domains
	- –L2 cache controller clocked with half core clock
	- –Memory subsystem clocked with 100 – 200 MHz

Architectural Complexity 45. implies Analysis Complexity

- Every hardware component whose state has an influence on the timing behavior
- \bullet must be conservatively modeled,
- \bullet contributes a multiplicative factor to the size of the search space

Predictability of Cache Replacement Policies

Uncertainty in Cache Analysis

read y

> mul x, y

write z

→ Need to recover information: Predictability = Speed of Recovery

Metrics of Predictability:

evict & fill

Two Variants: M = Misses Only HM

Meaning of evict/fill - I

\bullet Evict: may-information:

- –What is definitely not in the cache?
- –Safe information about Cache Misses
- \bullet • Fill: *must*-information:
	- –What is definitely in the cache?
	- –Safe information about Cache Hits

Replacement Policies

- \bullet LRU – Least Recently Used Intel Pentium, MIPS 24K/34K
- \bullet FIFO – First-In First-Out (Round-robin) Intel XScale, ARM9, ARM11
- \bullet PLRU – Pseudo-LRU

Intel Pentium II+III+IV, PowerPC 75x

 \bullet MRU – Most Recently Used

MRU - Most Recently Used

MRU-bit records whether line was recently used

$$
\begin{array}{c}\n\mathbf{e} \\
\hline\n\mathbf{e} \\
\mathbf{e}, b, c, d\n\end{array}
$$
\n
$$
\mathbf{e} \\
\mathbf{e}, b, c, d\n\end{array}
$$
\n
$$
\mathbf{e} \\
\mathbf{e}, b, c, d\n\end{array}
$$
\n
$$
\mathbf{e} \\
\mathbf{e}, b, c, d\n\end{array}
$$
\n
$$
\mathbf{e} \\
\mathbf{
$$

Tree maintains order:

Problem: accesses "rejuvenate" neighborhood

Results: tight bounds

$f(k) - e(k) \leq k$
in general Generic examples prove tightness.

Results: instances for k=4,8

Question: 8-way PLRU cache, 4 instructions per line Assume equal distribution of instructions over 256 sets:

How long a straight-line code sequence is needed to obtain precise may-information?

LRU has Optimal Predictability, so why is it Seldom Used?

- •LRU is more expensive than PLRU, Random, etc.
- \bullet But it can be made fast
	- –Single-cycle operation is feasible [Ackland JSSC00]
	- –Pipelined update can be designed with no stalls
- • Gets worse with high-associativity caches
	- –Feasibility demonstrated up to 16-ways
- \bullet There is room for finding lower-cost highlypredictable schemes with good performance

Extended the Predictability Notion

- \bullet The cache-predictability concept applies to all cache-like architecture components:
- \bullet TLBs, BTBs, other history mechanisms
- \bullet . It does not cover the whole architectural domain.

The Predictability Notion

Unpredictability

- is an inherent system property
- limits the obtainable precision of static predictions about dynamic system behavior
- Digital hardware behaves deterministically (ignoring defects, thermal effects etc.)
- Transition is fully determined by current state and input
- We model hardware as a (hierarchically structured, sequentially and concurrently composed) finite state machine
- Software and inputs induce possible (hardware) component inputs

Uncertainties About State and Input

- \bullet If initial system state and input were known only one execution (time) were possible.
- \bullet To be safe, static analysis must take into account all possible initial states and inputs.
- \bullet Uncertainty about state implies a set of starting states and different transition paths in the architecture.
- \bullet Uncertainty about program input implies possibly different program control flow.
- \bullet Overall result: possibly different execution times

 Source and Manifestation of Unpredictability

- \bullet "Outer view " of the problem: Unpredictability manifests itself in the variance of execution time
- \bullet $\,\cdot\,$ Shortest and longest paths through the automaton are the BCET and WCET
- \bullet "Inner view " of the problem: Where does the variance come from?
- \bullet For this, one has to look into the structure of the finite automata

Connection Between Automata and Uncertainty

- \bullet Uncertainty about state and input are qualitatively different:
- \bullet State uncertainty shows up at the "beginning" ≅ number of possible initial starting states the automaton may be in.
- \bullet • States of automaton with high in-degree lose
this initial uncertainty.
- \bullet • Input uncertainty shows up while "running the automaton".
- \bullet Nodes of automaton with high out-degree introduce uncertainty.

State Predictability – the Outer View

Let $\mathcal{T}(i;s)$ be the execution time with component input i starting in hardware component state *s*.

State predictability := min min min $\frac{\mathcal{T}(i, s_1)}{\text{Component Input } i \text{ State } s_1, s_2}$ $\frac{\mathcal{T}(i, s_1)}{\mathcal{T}(i, s_2)}$

The range is in [0::1], 1 means perfectly timing-predictable

The smaller the set of states, the smaller the variance and the larger the predictability.

The smaller the set of component inputs to consider, the larger the predictability.

Variability of Execution Times

- \bullet often caused by the interference on shared resources
	- –instructions interfer on the caches
	- –bus masters interfer on the bus
	- –several threads interfer on shared caches

 PROMPT Design Principles for Predictable Systems

- \bullet reduce interference on shared resources in architecture design
- \bullet avoid introduction of interferences in mapping application to target architecture
- Applied to Predictable Multi-Core Systems
- \bullet Private resources for non-shared components of applications
- \bullet \cdot Deterministic regime for the access to shared resources

Conclusions

- The determination of safe and precise upper bounds on execution times by static program
analysis and Integer Linear Programming
essentially solves the problem.
Ongoing work:
	- –- Incorporation of preemption-caused costs,
	- –- timing analysis of heap-manipulating programs,
	- –semi-automatic derivation of abstract processor models
- \bullet Precision greatly depends on predictability properties of the system
	- –- notion needs further clarification, criteria to be used in design

Relevant Publications

- \bullet C. Ferdinand et al.: Cache Behavior Prediction by Abstract Interpretation. Science of Computer Programming 35(2): 163-189 (1999)
- • C. Ferdinand et al.: Reliable and Precise WCET Determination of a Real-Life Processor, EMSOFT 2001
- •R. Heckmann et al.: The Influence of Processor Architecture on the Design and the Results of WCET Tools, IEEE Proc. on Real-Time Systems, July 2003
- \bullet St. Thesing et al.: An Abstract Interpretation-based Timing Validation of Hard Real-Time Avionics Software, IPDS 2003
- •L. Thiele, R. Wilhelm: Design for Timing Predictability, Real-Time Systems, Dec. 2004
- •R. Wilhelm: Determination of Execution Time Bounds, Embedded Systems
Handbook, CRC Press, 2005
- \bullet St. Thesing: Modeling a System Controller for Timing Analysis, EMSOFT 2006
- •J. Reineke et al.: Predictability of Cache Replacement Policies, Real-Time
Systems, Springer, 2007
- • R. Wilhelm et al.:The Determination of Worst-Case Execution Times - Overview of the Methods and Survey of Tools. ACM Transactions on Embedded Computing
Systems (TECS) 7(3), 2008.
- •R. Wilhelm et al.: Memory Hierarchies, Pipelines, and Buses for Future
Architectures in Time-critical Embedded Systems, accepted by IEEE TCAD